Portada

CMOS SRAM CIRCUIT DESIGN AND PARAMETRIC TEST IN NANO-SCALED IBD

SPRINGER
06 / 2008
9781402083624
Inglés

Sinopsis

The monograph will be dedicated to SRAM (memory) design and test issues in nano-scaled technologies by adapting the cell design and chip design considerations to the growing process variations with associated test issues. Purpose: provide process-aware solutions for SRAM design and test challenges.

PVP
206,71